This listing was posted on ITJobsWeb.
Analog Design Methodology Engineer
Location:
Phoenix, AZ
Description:
Job Description Conceptualizes, documents, and designs tools, flows, and methods (TFM) for use in the analog design of IPs, SoCs, and the interaction/handoff/reuse between IPs and SoCs. Identifies, diagnoses, and improves the analog design flow, customizes efficient mixed signal design for different IPs, and develops automated flows for timing, power, and clock networks. Supports development of internal solutions to automate setup and execution of analog and mixed signal (AMS) simulations and resolves AMS simulation and modeling issues to continuously improve design execution. Analyzes retrospective data on current generation quality and efficiency gaps to identify proper incremental, evolutionary, or transformative changes to the existing Analog Design related TFM. Works with custom level/transistor level analog, mixed signal, and RF designers to improve custom design methodology and ensure expected behavior of AMS/SoC block.#DesignEnablement Qualifications Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.The candidate's responsibilities include (but are not limited to):- Develop tools/flows to automate layout and/or schematic to generate testcases- Develop testcases to validate design collaterals-Collaborate with and provide layout feedback to designers and process engineers-Troubleshoot and provide technical support to users as neededMinimum Qualifications:Candidate must possess a master's with 3+ years of experience or Ph. D degree with 1+ years of experience in Electrical Engineering, Computer Engineering, or a related discipline.- Experience in analog design using Virtuoso and Custom Compiler-Experience in physical verification flows: LVS and DRC.Preferred Qualifications:- Hands-on foundry experience and expertise in developing and validating PDK collaterals-Possess an understanding of technology design rules, circuit design knowledge and parser development-Experience with CAD tools like Cadence Virtuoso/Synopsys Custom Designer, Cadence Spectre/Synopsys Hspice, Synopsys Star-RC and Synopsys IC Validator/Mentor Calibre. Inside this Business Group As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore's Law to bring smart, connected devices to every person on Earth. Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here. Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs. Requisition #: JR0261377pca3lyuhf
Company:
Intel
Posted:
April 7 on ITJobsWeb
Visit Our Partner Website
This listing was posted on another website. Click here to open: Go to ITJobsWeb
Important Safety Tips
- Always meet the employer in person.
- Avoid sharing sensitive personal and financial information.
- Avoid employment offers that require a deposit or investment.
To learn more, visit the Safety Center or click here to report this listing.
More About this Listing: Analog Design Methodology Engineer
Analog Design Methodology Engineer is a Engineering Engineer Job at Intel located in Phoenix AZ. Find other listings like Analog Design Methodology Engineer by searching Oodle for Engineering Engineer Jobs.
Analog Design Methodology Engineer is a Engineering Engineer Job at Intel located in Phoenix AZ. Find other listings like Analog Design Methodology Engineer by searching Oodle for Engineering Engineer Jobs.